scaffolding for new uart interface in place
This commit is contained in:
parent
89664a01f6
commit
7290af88fb
4 changed files with 38 additions and 11 deletions
26
bs/Uart/Uart.bs
Normal file
26
bs/Uart/Uart.bs
Normal file
|
@ -0,0 +1,26 @@
|
|||
package Uart(
|
||||
mkUartPhy,
|
||||
UartPhy(..)
|
||||
) where
|
||||
|
||||
import Serializer
|
||||
import Deserializer
|
||||
import BusTypes
|
||||
import Util
|
||||
|
||||
-- Out is out from the FPGA and In is in to the FPGA
|
||||
interface (UartPhy :: # -> # -> *) clkFreq baudRate =
|
||||
bitOut :: Bit 1
|
||||
bitIn :: Bit 1 -> Action
|
||||
|
||||
mkUartPhy :: (BusTypes.BusServer inFlightTransactions numClients)
|
||||
-> Module (UartPhy clkFreq baudRate)
|
||||
mkUartPhy dedicatedServerInterface = do
|
||||
fileHandle :: Handle <- openFile "mkUartPhy.log" WriteMode
|
||||
deserializer :: Deserializer clkFreq baudRate <- mkDeserialize fileHandle
|
||||
serializer :: Serializer clkFreq baudRate <- mkSerialize fileHandle
|
||||
return |>
|
||||
interface UartPhy
|
||||
bitOut = 1
|
||||
bitIn bitVal = do
|
||||
action {}
|
Reference in a new issue