Yehowshua/RiscV-Formal
Archived
2
0
Fork 0
Code Issues 8 Pull requests Projects Releases Packages Wiki Activity Actions

clean up warnings a bit

Browse source
This commit is contained in:
Yehowshua Immanuel 2025-03-04 23:54:30 -05:00
parent 30650b870c
commit 67b44dedc0
8 changed files with 12 additions and 32 deletions
Download patch file Download diff file Expand all files Collapse all files

9
hs/Fetch.hs
View file

@ -7,18 +7,15 @@ module Fetch(
) where
import Clash.Prelude
import Types(Mem, Addr, Insn)
import Bus(ReadResponse, WriteResponse, read)
import Types(Addr, Insn)
import Bus(read)
import Bus(Peripherals(..))
import BusTypes(
ReadRequest(..),
TransactionSize(..),
BusVal(..),
BusError(..))
import Exceptions(Exception(..), exceptionCode, isSynchronousException)
import GHC.IO (IO)
import GHC.Base (Applicative(pure))
import Exceptions(Exception(..))
data FetchResult = Instruction Insn
| InstructionException Exception