Yehowshua/RiscV-Formal
Archived
2
0
Fork 0
Code Issues 8 Pull requests Projects Releases Packages Wiki Activity Actions

prune more warnings and re-org Decode files a bit

Browse source
This commit is contained in:
Yehowshua Immanuel 2025-03-05 00:09:04 -05:00
parent 67b44dedc0
commit 7f7ba49ee1
4 changed files with 55 additions and 62 deletions
Download patch file Download diff file Expand all files Collapse all files

2
hs/Simulation.hs
View file

@ -20,7 +20,7 @@ import Cpu(
RISCVCPU(..),
riscvCPUInit)
import Fetch(fetchInstruction, FetchResult (..))
import Isa.Decode(decode)
import Decode(decode)
data Args = Args {
firmware :: FilePath