Yehowshua/RiscV-Formal
Archived
2
0
Fork 0
Code Issues 8 Pull requests Projects Releases Packages Wiki Activity Actions

prep for notable re-org

Browse source
This commit is contained in:
Yehowshua Immanuel 2025-02-26 02:24:23 -05:00
parent 024115e389
commit c8b192cade
4 changed files with 31 additions and 18 deletions
Download patch file Download diff file Expand all files Collapse all files

10
hs/BusTypes.hs
View file

@ -2,7 +2,7 @@
module BusTypes(
BusError(..),
TransactionSize(..),
Request(..),
ReadRequest(..),
BusResponse(..),
BusVal(..),
ReadResponse(..),
@ -27,7 +27,7 @@ data TransactionSize
| SizeQuadWord
deriving (Generic, Show, Eq, NFDataX)
data Request = Request Addr TransactionSize
data ReadRequest = Request Addr TransactionSize
deriving (Generic, Show, Eq, NFDataX)
data BusResponse a
@ -43,8 +43,10 @@ data BusVal
| BusQuadWord QuadWord
deriving (Generic, Show, Eq, NFDataX)
newtype ReadResponse = ReadResponse (BusResponse BusVal)
deriving (Generic, Show, Eq, NFDataX)
-- newtype ReadResponse = ReadResponse (BusResponse BusVal)
-- deriving (Generic, Show, Eq, NFDataX)
type ReadResponse = Either BusError BusVal
newtype WriteResponse = WriteResponse (BusResponse ())
deriving (Generic, Show, Eq, NFDataX)